



UNITED STATES PATENT AND TRADEMARK OFFICE

A

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/602,369	06/24/2003	Michael W. Dotson	END920030008US1	1172
23550	7590	12/28/2005	EXAMINER	
HOFFMAN WARNICK & D'ALESSANDRO, LLC			TO, TUYEN P	
75 STATE STREET			ART UNIT	
14TH FL			PAPER NUMBER	
ALBANY, NY 12207			2825	

DATE MAILED: 12/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/602,369

Applicant(s)

DOTSON ET AL.

Examiner

Tuyen To

Art Unit

2825

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 28 September 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Detailed action

This final office action is a response to the amendment and remarks/arguments filed on 09/28/2005.

1. The specification is amended.

Applicant's remarks/arguments filed 09/28/2005 have been fully considered but they are not persuasive; therefore, the rejections based on the prior art of record are retained.

Claims 1-22 are pending.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. **Claims 1-22 are rejected** under 35 U.S.C. 102(e) as being anticipated by Chui et al. (Chui) (US Patent No. 6584606 B1).
4. The applied reference has a common assignee (IBM corporation) with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e)

Art Unit: 2825

might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

5. **Referring to claim 1**, Chui discloses the system for positioning I/O pads (Fig. 1) on a chip, comprising:

an information access system for accessing a control file that includes a proposed placement of a set of I/O pad groups on the chip (*Fig. 1; col. 6 lines 6-15; col. 5, ll. 5-15*);

a calculation system for calculating (*Fig. 1; col.6, lines 51+, see "the solver"*) a group switching current of a particular I/O pad group identified in the control file based on individual switching currents of each I/O pad in the particular I/O each group (*Table 1(" group switching current");col. 6, lines 12-15, lines 40-46; col. 6, ll. 67-col. 7, ll.4; col. 9,ll. 1-30("individual"), lines 40-59("group")*), and for comparing the group switching current to a predetermined maximum switching current (*Table 1; Fig. 1; col. 6, lines 51+*); and

a corrective action system for implementing a corrective action if the group switching current exceeds the predetermined maximum switching current (*Fig. 1; col. 7, lines 14-25 ("limit rules"); col.8, lines 1-13*).

Referring to claim 2, Chui discloses all the limitations in claim 1, wherein the corrective action system (*see Fig.1*) relocates at least one I/O pad in the particular I/O

pad group to another I/O pad group if the group switching current exceeds the predetermined maximum switching current (*col. 7, lines 14+; col. 8, lines 1-23*).

Referring to claim 3, Chui discloses all the limitations in claim 1, wherein each of the set of I/O pad groups includes at least one power pad (*col. 1, lines 31-47*).

Referring to claim 4, Chui discloses all the limitations in claim 3, wherein the corrective action system inserts an additional power pad into the particular I/O pad group if the group switching current exceeds the predetermined maximum switching current (*col. 7, line 14 to col. 8 line 26*).

Referring to claim 5, Chui discloses all the limitations in claim 1, wherein the individual switching currents are determined from an I/O limit table (*col. 6, lines 46-50*), and wherein the maximum switching current is determined from an information file (*col. 6, lines 51+*).

Referring to claim 6, Chui discloses all the limitations in claim 1, wherein the chip is a peripheral wire bond chip (*col. 1, line 38-47; col. 5, lines 56-60; col. 7, lines 9-13*).

Referring to claim 7, Chui discloses all the limitations in claim 1, further comprising an error detection system for detecting and reporting errors in the control file (*Fig. 1; col. 7, lines 14-35*).

Referring to claim 8, Chui discloses the computer-implemented method for positioning I/O pads on a chip (*Fig. 1; col. 3, lines 23-27*), comprising:

providing a control file that includes a proposed placement of a set of I/O pad groups on the chip (*Fig. 1; col. 6 lines 16-24*);

calculating (*Fig. 1; col.6, lines 51+*) a group switching current of a particular I/O pad group identified in the control file based on individual switching currents of each I/O pad in the particular I/O pad group (*Table 1; col. 6, lines 12-15; col. 9, lines 40-59*);

comparing the group switching current to a predetermined maximum switching current (*Table 1; Fig. 1; col. 6, lines 51+*); and

and implementing a corrective action if the group switching current exceeds the predetermined maximum switching current (*Fig. 1; col. 7, lines 14-25; col.8, lines 1-13*).

Referring to claim 9, Chui discloses all the limitations in claim 8, wherein the calculating step comprises calculating a group switching current of a particular I/O pad group identified in the control file by summing individual switching currents of each I/O pad in the particular I/O pad group (*Table 1; col. 9, lines 40-59*).

Referring to claim 10, Chui discloses the method of claim 8, wherein the implementing step comprises relocating at least one I/O pad in the particular I/O pad group to another I/O pad group if the group switching current exceeds the predetermined maximum switching current (*col. 7, line 14 to col. 8, line 23*).

Referring to claim 11, Chui discloses the method claim 8, wherein each of the set of I/O pad groups includes at least one power pad (*col. 1, lines 31-47*).

Referring to claim 12, Chui discloses the method of claim 11, wherein the implementing step comprises inserting an additional power pad into the particular I/O pad group if the group switching current exceeds the predetermined maximum switching current (*col.7 line 14 to col.8, line 26*).

Referring to claim 13, Chui discloses the method of claim 8, wherein the individual switching currents are determined from an I/O limit table (*col.6, lines 46-50*), and wherein the maximum switching current is determined from an information file (*col. 6, lines 51+*).

Referring to claim 14, Chui discloses the method of claim 8, further comprising: detecting errors in the control file; and reporting the errors (*Fig. 1; col. 7, lines 14-35*).

Referring to claim 15, Chui discloses the method of claim 8, wherein the chip is a peripheral wire bond chip (*col. 1, line 38-47; col. 5, lines 56-60; col. 7, lines 9-13*).

Referring to claim 16, Chui discloses the program product stored on a recordable medium for positioning I/O pads on a chip (*Fig. 1; col. 3, lines 23-27*), which when executed comprises:

program code (*col. 3, lines 23-27; col.7, lines 25-28*) for accessing a control file that includes a proposed placement of a set of I/O pad groups on the chip (*Fig.1; col. 6 lines 16-24*);

program code (*Fig. 1; col. 3, lines 23-27*) for calculating (*Fig. 1; col.6, lines 51+*) a group switching current of a particular I/O pad group (*Table 1,col. 6, lines 12-15; col. 9, lines 40-59*) identified in the control file based on individual switching currents of each I/O pad in the particular I/O pad group, and for comparing the group switching current to a predetermined maximum switching current (*Table 1; Fig. 1; col. 6, lines 51+*); and

program code (*Fig. 1; col. 3, lines 23-27*) for implementing a corrective action if the group switching current exceeds the predetermined maximum switching current (*Fig. 1; col. 7, lines 14-25; col.8, lines 1-13*).

Referring to claim 17, Chui discloses the program product of claim 16, wherein the program code for implementing a corrective action relocates at least one I/O pad in the particular I/O pad group to another I/O pad group if the group switching current exceeds the predetermined maximum switching current (*col. 7, lines 14+; col. 8, lines 1-23*).

Referring to claim 18, Chui discloses the program product claim 16, wherein each of the set of I/O pad groups includes at least one power pad (*col. 1, lines 31-47*).

Referring to claim 19, Chui discloses the program product claim 18, wherein the program code for implementing a corrective action inserts an additional power pad into the particular I/O pad group if the group switching current exceeds the predetermined maximum switching current (*col. 7, line 14 to col. 8 line 26*).

Referring to claim 20, Chui discloses the program product claim 16, wherein the individual switching currents are determined from an I/O limit table (*col. 6, lines 46-50*), and wherein the maximum switching current is determined from an information file (*col. 6, lines 51+*).

Referring to claim 21, Chui discloses the program product of claim 16, further comprising program code for detecting and reporting errors in the control file (*Fig. 1; col. 7, lines 14-35*).

Referring to claim 22, Chui discloses the program product of claim 16, wherein the chip is a peripheral wire bond chip (*col. 1, line 38-47; col. 5, lines 56-60; col. 7, lines 9-13*).

Response to remarks

6. Applicants' arguments are not persuasive. Referring to claims 1, 8, and 16, Applicants state "Chui fails to teach a control file that includes a proposed placement of a set of I/O pad groups on the chip." Examiner disagrees with the applicants' argument; Chui does teach a proposed I/O design (or "control file") that includes a proposed layout/placement of the I/O cells. See fig. 1, element 16; col. 6, ll. 6-15; col. 5, ll. 5-15. Applicants state that "the proposed I/O design" taught by Chui "...does not indicate that its I/O cells on the chip are organized into I/O cells groups" on page 8, lines 17-18. Chui does teach the I/O cells on the chip are organized into I/O cell groups. See "as group of cells placement slots" and the total current draw of all the I/O cells placed in that group" in col. 6, ll. 13-15.
7. Applicants state that Chiu fails to teach "a calculation system for calculating a group switching current of a particular I/O pad group identified in the control file based on individual switching currents of each I/O pad in the particular I/O each group and for comparing the group switching current to a predetermined maximum switching current". Examiner disagrees with the applicants' argument. Chiu teaches this limitation and Examiner is not relying on official notice for the calculation of switching current as a group. As detailed above, Chiu does teach a solver/ a checking program (or "calculation system") (see col. 6, ll. 51+) calculates "the limit for all members of group I001 ... for the GRP3/LIM3 di/dt noise checking ("group switching current") is 800milliAmps/nanosecond" (in col. 9 lines 54-57; in table 1, see GRP3 and LIM3 columns). Chiu teaches, in table 1, the available I/O pads are group into different

Art Unit: 2825

groupings under GRP1, GRP2, and GRP3 headings, and each group has a corresponding limit, LIM1, LIM2, and LIM3. The GRP 3 has LIM3 represents for the limit for di/dt noise ("switching current") (col. 9, ll. 29-59).

8. Referring to dependent claims 4, 12, and 19, Applicants state that Chiu fails to teach the corrective action system inserts an additional power pad into the particular I/O pad group if the group switching current exceeds the predetermined maximum switching current. As detailed above, Chiu teaches a graphical revision tool (or "the corrective action system") (col. 8, ll. 1-14), which used the error output from the checking program reports those I/O cells that exceed the limited rules (or "the predetermined maximum current") (col. 7, ll. 14-25), can be used by a designer to dynamically change I/O cell type and move the proposed I/O cells into a new location (col. 8, ll. 1-14). The error can be corrected by "moving I/O cells to a different position, changing the power codes of I/O cells to a lower power level", or by "inserting the special I/O cells" (or "power pads") for "the additional power or ground connections" into the design (col. 8, ll. 17-26).

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

a) Buffer et al. (US Patent 6499, 134) disclose a method for assigning I/O pads in integrated circuits to improve the crosstalk and time-of-flight performance.

b) Singh et al. (US Patent 6457157) discloses a method for laying out I/O pairs on an IC die.

c) Chan et al. (US Pub. No. 2003/0033578) discloses a method for enhancing a power bus for I/O libraries in ASIC design.

d) G. Yasar et al., " I/O Cell Placement and Electrical Checking Methodology for ASICs with Peripheral I/Os", IEEE 2001, Quality Electronic Design, 2001 International Symposium on 26-28 March 2001 Page(s): 71 – 75. This paper discloses an electrical checking method to be used early in a design process to verify if the I/O placements meet placement guidelines.

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuyen To whose telephone number is (571) 272-8319. The examiner can normally be reached on 9:00am-5:00pm.

Art Unit: 2825

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on (571) 272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

12. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tuyen To 
Examiner

AU 2825

A. M. Thompson
Primary Examiner
Technology Center 2800

